System-on-Chip Test Architectures: Nanometer Design for

Condition - Very Good
The item shows wear from consistent use, but it remains in good condition and functions properly. Item may arrive with damaged packaging or be repackaged. It may be marked, have identifying markings on it, or have minor cosmetic damage. It may also be missing some parts/accessories or bundled items.

System-on-Chip Test Architectures: Nanometer Design for Testability (Volume .) (Systems on Silicon, Volume .)

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.

This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.
Country USA
Brand Morgan Kaufmann
Manufacturer Morgan Kaufmann
Binding Hardcover
ItemPartNumber Illustrated
UnitCount 1
EANs 9780123739735
ReleaseDate 0000-00-00

Country	USA
Brand	Morgan Kaufmann
Manufacturer	Morgan Kaufmann
Binding	Hardcover
ItemPartNumber	Illustrated
UnitCount	1
EANs	9780123739735
ReleaseDate	0000-00-00

System-on-Chip Test Architectures: Nanometer Design for Testability (Volume .) (Systems on Silicon, Volume .)

You might also like...