☰

Computers & Technology

Computer Science

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)

$ 575

Availability: Currently in Stock

Delivery: 10-20 working days

Condition: USED (All books are in used condition)

Condition - Very Good
The item shows wear from consistent use, but it remains in good condition and functions properly. Item may arrive with damaged packaging or be repackaged. It may be marked, have identifying markings on it, or have minor cosmetic damage. It may also be missing some parts/accessories or bundled items.

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)

This book serves as a hands-on guide to timing constraints in integrated circuit design.Â Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.Â Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.Â Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
Country USA
Brand Springer
Manufacturer Springer
Binding Hardcover
ReleaseDate 2013-05-07
UnitCount 1
EANs 9781461432685

You might also like...

Static Timing Analysis for Nanometer Designs: A Practical Approach

Static Timing Analysis for Nanometer Designs: A Practical Approach

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

Digital Logic RTL & Verilog Interview Questions

Digital Logic RTL & Verilog Interview Questions

Advanced Chip Design, Practical Examples in Verilog

Advanced Chip Design, Practical Examples in Verilog

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

SystemVerilog Assertions Handbook, 4th Edition: ... for Dynamic and Formal Verification

SystemVerilog Assertions Handbook, 4th Edition: ... for Dynamic and Formal Verification